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Test Structure for Precise Statistical Characteristics Measurement 
of MOSFETs 
Yoshiyuki Shimizu, Mitsuo Nakamura, Toshimasa Matsuoka and Kenji Taniguchi 
Depart.ment of Electronics and Information Systems, Osaka University 
2-1 Yamada-oka, Suita, Osaka 565-0871, Japan 
ABSTRACT 
A new test structure consisting of an MOSFET array 
and peripheral decoder circuits is proposed to study sta- 
tistical variation (mismatch) in MOSFETs' characteris- 
tics. Kelvin technique was implemented in the structure 
to cancel parasitic resistance of metal wiring and trans- 
mission gates in such a way that any MOSFET in the 
array can be measured at the same bias condition. Accu- 
rate electrical measurements using the structure makes it 
possible to derive statistical variation of threshold volt- 
age and transconductance of MOSFETs placed in small 
area. 
INTRODUCTION 
MOSFETs have statistical variation in device param- 
eters such as threshold voltage (Xh) and transconduc- 
tance (gm)[l]. Therefore, the information of MOSFET 
matching for specific fabrication processes is highly re- 
quired for analog circuit design because mismatch in de- 
vice characteristics significantly affects the performance 
of MOSFET circuits, especially for high precision analog 
circuits. Matching evaluation requires statistical mea- 
surements using a large number of MOSFETs placed 
in short distance. However; a large number of MOS- 
FETs together with measurement pads generally occu- 
pies large area. Note that both pad size and pad interval 
are not scaled with down-scaling because of the finite size 
of probing devices. For example, a 4 m m x 4 "  chip with 
pad area of 100pmx100pm and pad interval of 150pm 
accommodates only 200 MOSFETs, which is not suffi- 
cient for statistical measurement. 
MOSFET array structure with a decoder to select 
one of gate lines has been proposed to measure threshold 
voltage variation [a), in which the number of gate pads 
is significantly reduced but there still remains a large 
number of drain pads. 
In order to  further reduce the number of pads, we 
propose a new test structure for statistical measurement 
of MOSFET matching in which a decoder to select a 
drain line as well as a gate decoder is introduced. This 
drastically reduces the occupation area of an MOSFET 
array by cutting the number of drain pads. Key feature 
of the test structure is the use of Kelvin technique to 
avoid voltage drop in parasitic wiring and transmission 
gate resistance. 
The test structure allows to derive statistics on MOS- 
FET's parameters such as; I/fh and gm, by using an ana- 
log IC test e-s tem which measures all the characteristics 
of MOSFETs in the arra?- one after another under the 
same bias condition. 
Figure 1: Block diagram of the statistical data acquisi- 
tion circuit in which an array consisting of MOSFETs is 
included. 
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Figure 2: 255 X 64 MOSFETs array. Any one of MOS- 
FETs in the array can be selected from a pair of the 
drain and gate lines 
TEST STRUCTURE 
Figure 1 shows the block diagram of the test struc- 
ture for MOSFET matching measurement, which con- 
sists of an MOSFET array, gate and drain line decoders. 
In the MOSFET array block shown in Fig.2, MOS- 
FETs are placed at every nodes of a 255 X 64 array and 
they are connected with a common source line, where a 
given voltage is applied to the common gate of all the 
MOSFETs on a row and a given drain voltage to those 
on a column. Any one of the MOSFETs in the array can 
be selected with a pair of the gate and drain lines for the 
measurement at one's discretion. The gate and drain of 
any MOSFETs in the array are connected to their re- 
spective common pads to which external bias voltages 
are applied. 
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Figure 3: Parasitic resistance in the circuit. .4ctual 
source and drain voltages of aselected MOSFET slightly 
differ from those applied to the pads due to resistance 
of selector switches and metal wiring. 
In the test structure, there are two factors whose par- 
asitic resistance directly affect matching measurement. 
One is parasitic resistance of a common drain line con- 
nected with 255 MOSFETs because of the long connect- 
ing line, typically a few nun. The parasitic resistance 
depends on the location of MOSFETs measured in the 
array. Another is the resistance of transmission g.Ptes in 
the drain decoder (Figure 3). 
Because of the existence of the parasitic resistance, 
actual drain voltage is lower than that at the external 
drain pad. Similarly, the source voltage of MOSFETs is 
higher than the external ground voltage. These parasitic 
effects cause significant error in mismatch measurement 
even at the same external bias condition. 
For example, the drain current ( I D )  in linear region 
is given by: 
( 1) 
1 
ID = P [ ( v G S  - I / th )VDS - Tvis] 
where VDS is the drain-source voltage, V , S  the gate- 
source voltage and /3 the current factor. Transconduc- 
tance gm. is also given by: 
In (2): gm at a given VGS directly depends om VDS. 
Fig. 4(Conventional) shows the measured gm as :L func- 
tion of the location of the MOSFETs which clea.rly re- 
flects the effect of the voltage drop in the drain line. 
Since 233 MOSFETs are connected with a common drain 
pad through a metal wiring! the distance from i,he ex- 
ternal drain bias pad increases with decreasing the num- 
ber labeled to MOSFETs (256-1) so the effect 3f VDS 
MOSFET number 
Figure 4: Systematic change of gm ( X )  due to parasitic 
resistance of the drain line connecting with MOSFETs 
with W/L=lO.Opm/O.Spm measured at VDS=O.O~V. 
The systematic change of gm can be avoided by using 
Kelvin method(.). 
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Figure 5 :  Technique to  monitor actual drain and source 
voltages of a selected MOSFET. Solid circles represent 
the points where voltages applied to the MOSFET are 
monitored 
reduction due to  wiring resistance is apparent: the mea- 
sured gm decreases with the distance from the external 
drain pad. 
To avoid the voltage drop in the drain line, we use 
Kelvin technique[3] for which drain and source sense 
points are added at the end of each line as shown in 
Fig. 5 .  Drain and source voltages of a selected MOS- 
FET can be accurately monitored through the drain 
and source sense points because there exists no volt- 
age drop due to  no current between the sense points 
and the drain/source of a selected MOSFET. Thus, any 
MOSFETs in array can be measured at the same bias 
condition. 
Solid circles in Fig. 4 represent gm measured by using 
the Kelvin method, in which there is no systematic gm 
degradation due to  parasitic resistance. 
Figure 6 shows the test structure including trans- 
mission gates for the drain sense, source sense and drain 
force ports for a selected MOSFET. The source force is 
common for all MOSFETs. Thus, with only a few extra 
circuits, I& and gm can be evaluated accurately for all 
MOSFETs in the array a t  the same bias condition. 
The parasitic resistance in the gate lines does not 
affect measured VGS - I D  characteristics because no DC 
current flows through the transmission gate connected 
with 64 MOSFETs' gate electrodes. 
Drsln loma poR Figure 8: Layout of MOSFETs in the array block. 
Figure 6: Auxiliary circuit to monitor actual drain and 
source terminal voltages by using Kelvin technique. 
Figure T: Asymmetric doping profile in the source and 
drain regions due to tilted angle ion implantation. 
Figure 9: Both x h  and gm are derived using a line ex- 
trapolated from da ta  measured in linear region. 
LAYOUT OF MOSFET ARRAY 
On the physical layout of MOSFETs in the array 
block, the following phenomenon must be considered. 
During doping process, dopant a t o m  are implanted 
into silicon substrate with an angle tilted from crystal 
axes to avoid ion channeling. This results in asymmetric 
diffusion profiles under gate electrode as show in Fig. 
i: the area of drain overlap region differs from that of 
source so that the exchange of drain and source would 
end up with different MOSFET characteristics. 
To avoid this phenomenon, we placed the MOSFETs 
in such a way that all the drain currents flow in the same 
direction as show in Fig. 8. 
CALCULATION OF Vth  AND gm 
LIREAR REGION 
Figure 9 shows VGS - I D  characteristics of an MOS- 
FET operating in linear region and gm is derived from 
the maximum slope of this curve. 
Threshold voltage. Kj,, is derived from the intersec- 
tion of the horizontal axis and the straight line with a 
point where gm is derived. 
SATURATION REGION 
The drain current ID in saturation region is expressed 
as follows: 
(3) 
P 
2 I D  = - ( v G S  - Vth)’. 
A square root of this expression is given by: 
&= ~ ( V G S  - Vth) .  (4) 
We define Vth as the intersection of = 0 line and 
the tangent line of VGS - &curve at the point where 
the slope of the curve is maximum. 
The transconductance, gm, is also extracted from the 
slope of VGS - fi curve, which differs from that in 
saturation region. 
_ _  
while gm in saturation region is expressed as follows: 
Therefore, using (4):  ( 5 )  and ( 6 ) ,  gm is given by: 
CONCLUSION 
Figure 10: Photograph of the fabricated test chip 
The derivation of gm using (7) is little affected by 
leakage current on the measurement instrument. The 
reproducibility of &A and gm measured was confirmed 
to be iO. lmV and i0 .4% (=u(g,)/g,, u(gm) is the 
standard deviation of gm), respectively. 
MEASUREMENT RESULT 
Figure 10 shows a micrc-photograph of the proposed 
test structure. In the array, we placed 16 types of MOS- 
FETs with different gate sizes and the number cA MOS- 
FETs is 1,020 for each size. MOSFET device parameters 
such as r/rh and gm and their standard deviation:; are de- 
rived from the measured VGS - ID characteristics of all 
the MOSFETs in the array. Matching characteristics of 
the MOSFETs in the array were measured with a mixed 
signal IC test system (Agilent 94000). 
All the measured vlh and gm of 1,020 MOSFETs with 
W/L=G.Opm/l.Opm are shown in Fig. 11. Both V t h  and 
gm randomly scatter around the average values. This 
indicates that  &h variation arises from a random event. 
Figure 12 shows the distributions of the measured data, 
which are well fitted with a Gaussian distributionr21. 
Figure 1 3  shows the standard deviation of ‘i/th as a 
function of the gate area. The slope of -0.51 in the log- 
log plot indicates that the standard deviation of &h is 
inversely proportional to the square root of the gate area, 
meaning that  the fluctuation of I/th originates from the 
statistical variation of the number of the channel dopant 
as reported in Ref. [2]. 
Figure 14 shows deviations of &h and gm from their 
averages for 1,020 MOSFETs with W/L=9.Opm/0.4pm 
measured at V d ,  = 1.OOV. Their distributions are shown 
in Fig. 1.5. Figure 16 shows the standard deviation of 
r/rh measured at V d ,  = 1.OOV as a function of .the gate 
area. 
The measurement results shown above demonstrate 
that the new test structure eliminates the effect of para- 
sitic resistance in wiring and transmission gates and the 
variation of V t h  and gm can be obtained from measure- 
ments in saturation as well as in linear regions. 
We proposed a new test structure to study statistical 
fluctuation of MOSFETs’ characteristics in a chip. This 
test structure consists of a MOSFET array accommodat- 
ing a large number of MOSFETs in small area and pe- 
ripheral decoder circuits to select one of the MOSFETS 
in the array which significantly reduces the number of 
the drain and gate pads. The test structure with 64 x 
255 MOSFETs subject to  measurement are placed in the 
area of 2mm x 4mm. 
The use of Kelvin technique cancels parasitic resis- 
tance in wires and transmission gates so that  we ac- 
curately measure any MOSFETs in the array at the 
same bias condition. We demonstrated that  the new 
test structure allows one to derive &h and gm of any 
MOSFETs in the array and to analyze those variations 
statistically. 
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Figure 12: Frequency distribution of l/;h and gm show 
in Fig.11. 
- : Fluctuation of &/th and gm from their averages 
derived from the data measured in linear region. The 
measurements were performed for 1:020 MOSFETs with 
W/L=G.Opm/l.Opm at V~s=0.05V. 
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Figure 13: Standard deviation of Vtj, as a function of 
gate area, which were measured in the linear region. 
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Figure 14: Fluctuation of Vth and gm in saturalion re- 
gion from their averages. The measurements were per- 
formed for 1,020 MOSFETs with W/L=S.Opm/O.Qpm 
at VDS=I.OV. 
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Figure 15: Statistical distribution of l/lh and gm derived 
from the data  show in Fig.14. 
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Figure 16: Standard deviation of l i th  as a function of 
gate area: b?- measurement in saturation region. 
